Skip to main content
Tim's user avatar
Tim's user avatar
Tim's user avatar
Tim
  • Member for 12 years, 2 months
  • Last seen more than 7 years ago
Stats
707
reputation
914
reached
5
answers
3
questions
Loading…
About

Professional ASIC engineer with experience in RTL design, Verilog, synthesis, power, and timing issues on billion+ gate ICs.

Other hobbies include:

  • Computer Graphics
  • Android Programming
  • C++ Programming

Personal released projects:

Portfolio Map-----------Electron Flux

This user doesn’t have any gold badges yet.
3
silver badges
13
bronze badges
32
Score
5
Posts
62
Posts %
20
Score
4
Posts
50
Posts %
18
Score
1
Posts
12
Posts %
9
Score
1
Posts
12
Posts %
9
Score
1
Posts
12
Posts %
2
Score
1
Posts
12
Posts %
Top posts